Ȩ > EDA > Product > Tenison
 
 
   
 
 
 
 
  Nanno SOLUTIONSÀº 90nm¿Í ±× ¾Æ·¡ÀÇ µðÀÚÀÎÀ» À§ÇÑ Áøº¸µÈ DFM/DFY ±â¼úÀ» Æ÷ÇÔÇÑ Total Yield Solution¸¦ Á¦°øÇϰí ÀÖ½À´Ï´Ù.

Nanno SOLUTIONSÀº µðÀÚÀÎ ´Ü°è¿¡¼­ ¾Õ¼­ parametric yield¸¦ °í·ÁÇÑ design yield, process yield, performance yield µîÀ» Á¤È®ÇÏ°Ô ¿¹ÃøÇϰí ÃÖÀûÈ­ ÇÒ ¼ö ÀÖÀ¸¸ç Nanno SOLUTIONSÀÇ ±â¼úÀ» ÅëÇØ ¿¹»óÄ¡ ¸øÇÑ yield ¹®Á¦¸¦ Á¦°Å ÇÔÀ¸·Î½á ¼³°èÀÚ´Â »ý»ê¼ºÀ» Å©°Ô Áõ°¡ ½Ãų ¼ö ÀÖ½À´Ï´Ù.

ÇöÀç IC µðÀÚÀÎÀÇ À§±â´Â ÁÖ·Î ºÎÀûÇÕÇÑ EDAÅøÀÇ »ç¿ë¿¡ ±âÀÎÇÑ´Ù°í º¼ ¼ö ÀÖ½À´Ï´Ù.
Gartner Dataquest»çÀÇ ÃÖ°í EDA ºÐ¼®°¡ÀÎ Gary Smith¾¾´Â ¡°ÇöÀç ¿£Áö´Ï¾îÀÇ 27 ÆÛ¼¾Æ®°¡ ÀÚü EDA ÅøÀ» »ç¿ëÇϰí ÀÖ½À´Ï´Ù.

±×°ÍÀº 2001³â º¸´Ù 20%³ª Áõ°¡ÇÑ °ÍÀÌÁÒ. 65nm¿Í 45nm µðÀÚÀÎ ÅøÀÇ ºÎÀç´Â ¸¹Àº ÀüÀÚ È¸»çµéÀÌ ±×µé ½º½º·Î°¡ ÀÚ½ÅÀÌ ÇÊ¿äÇÑ ÅøÀ» ¸¸µé°Ô Çϰí ÀÖ½À´Ï´Ù. ÁÖ¿ä ÀüÀÚ OEM ¾÷üµéÀº EDA º¥´õ·ÎºÎÅÍ ÅøÀ» ±¸ÀÔÇÏ´Â °ÍÀÌ ÁÁÁö¸¸ ±×°ÍÀÌ ¾øÀ» ¶§¿¡´Â ±×°ÍÀ» ÀÚüÀûÀ¸·Î ¸¸µé¾î »ç¿ëÇÕ´Ï´Ù.¡±¶ó°í ¸»Çß½À´Ï´Ù.

¼³°è ¿£Áö´Ï¾îµéÀÌ 90nm ÀÌÇÏ·Î µðÀÚÀÎÇϸ鼭 yield¿Í °ü·ÃÇÏ¿© ÀÌÀü¿¡ °Þ¾îº¸Áö ¸øÇÑ »õ·Î¿î ¹®Á¦¿¡ Á÷¸éÇÒ °ÍÀÌ¸ç °°Àº µðÀÚÀÎ ·êÀ» »ç¿ëÇÒ °æ¿ì¿¡µµ µðÀÚÀο¡ µû¶ó ¼­·Î ´Ù¸¥ yield°¡ ³ª¿Ã ¼ö ÀÖ½À´Ï´Ù.

³ª³ë¹ÌÅÍ ¼³°èÀÇ ½Ã´ë¿¡ ÁøÀÔÇÔ¿¡ µû¶ó Manufacturing °áÁ¡°ú °ü·ÃµÈ µðÀÚÀÎÀÇ ¹Î°¨¼ºÀº
Á¡Á¡ ´õ Áß¿äÇØÁö°í ÀÖ°í tape-outÀü±îÁö´Â ¿¹ÃøÇÒ ¼ö ¾ø´Â yield ¿¡ ´ëÇØ Á÷Á¢ÀûÀ̸ç ÁÖ¿äÇÑ ¿µÇâÀ» ¹ÌÄ¡°í ÀÖ½À´Ï´Ù.

´õ¿íÀÌ 90nmÀÌÇÏÀÇ ¼³°è¿¡¼­´Â yield¸¦ ¿¹ÃøÇÏ´Â °ÍÀÌ ´õ¿í Èûµé¸ç µû¶ó¼­ ÀÏÁ¤ÇÏ°í ³ôÀº ¼öÁØÀÇ yieldÈ®º¸°¡ Áß¿äÇÑ À̽´°¡ µÇ°í ÀÖ½À´Ï´Ù.

±âÁ¸ÀÇ verification & analysis ÅøÀº 90nm ÀÌÇÏ¿¡¼­ ¼ö¹é¸¸ Gate±ÞÀÇ IC µðÀÚÀÎÀ» ó¸®ÇÏ´Â °ÍÀÌ ¸Å¿ì ¾î·Á¿ì¸ç ƯÈ÷ SoC¿Í u-Processors ºÐ¾ß¿¡¼­´Â ±×·¸½À´Ï´Ù.

yield´Â Á¡Á¡ ´õ µðÀÚÀλӸ¸ ¾Æ´Ï¶ó ÇÁ·Î¼¼½º¿¡ ÀÇÇØ¼­µµ Á¿ìµÇ°í ÀÖ½À´Ï´Ù.

µðÀÚÀÎ ¸ñÇ¥¸¦ ÀÌ·ç±â À§Çؼ­ ¼³°è ¿£Áö´Ï¾îµéÀº µðÀÚÀÎ, ÇÁ·Î¼¼½º geometrics ±×¸®°í ÀÌµé »çÀÌÀÇ »ó°ü°ü°è¿¡ ´ëÇØ¼­µµ ¿ÏÀüÇÏ°Ô ÀÌÇØ¸¦ Çϰí ÀÖ¾î¾ß ÇÕ´Ï´Ù.

Products
   Nanno-WiN : Worstcase Interconnect aNalysis Modeler
   Nanno-CaL : Calculator for Front-End-Of-Line Design
   Nanno-LcPO ; Layout/Circuit Parameters Optimizer

Main Feature
   Nanno-CaL creates a netlist for critical path, for quick estimation of       critical path delay or estimates interconnect for driver size selection.
   Provides lumped C, L and for interconnect & Tr..
   Simulates total capacitance for driver sizing.
   Calculates worstcase X-Talk noise.
   Calculates automatically the number of segments for given interconnect.
   Supports single-line, double-line or triple-line cases.
   Provides various distributed models (p, T, L models).

Nanno-CaL can be used stand-alone and/or used as a utility for Nanno-WiN or Nann-LcPO. It is flexible, easy to use and user-friendly.
   Uses Output files as a circuit simulator input for performance or
   parameter optimization.
   Generates HSPICE-compatible netlist.
   Interfaces to Nanno-WiN for worstcase design.
   Interfaces to Nanno-LcPO for design optimization.
   Provides various input modes: Interactive mode, SPICE mode, GUI mode


   
 
 
   
   
 
   
   
   
 
   
   
¼¿·ÎÄÚ È¨ÆäÀÌÁö ¿À½Å°É ȯ¿µÇÕ´Ï´Ù!