 |
 |
 |
 |
 |
 |
 |
| |
 |
| |
|
|
| |
|
 |
|
| |
 |
| |
|
| |
 |
|
| |
|
| |
|
| |
|
| |
 |
| |
|
| |
 |
| |
| |
Hierarchal LVS check
´ë¿ë·® µ¥ÀÌÅÍÆÄÀÏ ºñ±³ºÐ¼® ó¸® ¼Óµµ °³¼±
capacitor area/diode perimeter ºñ±³ÇÒ ¼ö ÀÖ´Â ±â´É
´Ù¾çÇÑSPICE Netlist format Áö¿ø(standard SPICE, HSPIEC, PSPICE)
Smashing device and reducing CMOS
Detailed discrepancy report and matched device report
Device, Parameter, Parasitic Capacitance and Resistance Extraction with model name.
|
|
| |
|
| |
 |
| |
|
| |
|
| |
|
| |
|
|
|
| |
|
|
|