



JK, RS, T Flip-Flop Design

Design Practice - MyCAD



Table of Contents



- Preface
- NAND2 Design
 - NAND2 schematic and symbol
 - NAND2 simulation
 - NAND2 layout and results of verification
- NAND3 Design
 - NAND3 schematic and symbol
 - NAND3 simulation
 - NAND3 layout and results of verification
- JK Flip-Flop Design
 - JK Flip-Flop schematic and symbol
 - JK Flip-Flop simulation
 - JK Flip-Flop layout and results of verification
- RS Flip-Flop Design
 - RS Flip-Flop schematic and symbol
 - RS Flip-Flop simulation
 - RS Flip-Flop layout and results of verification
- T Flip-Flop Design
 - T Flip-Flop schematic and symbol
 - T Flip-Flop simulation
 - T Flip-Flop layout and results of verification



Preface




- This document provides the information on how to design JK, RS, T Flip-Flop schematic and layout.
- JK, RS, T Flip-Flop is designed based on MOSIS SCMOS layout rules.
- If you want to get more information, please refer to the related documents as below.
 - MyCAD Tutorial :
 Learn how to use schematic and layout editor.
 - MySpice Tutorial :Learn about simulating a circuit.
 - MyChip Pro Verification Reference Manual :
 Look up specific verification commands.

Copyright © 1992 – 2006, SELOCO Incorporated.



NAND2 schematic and symbol






Logic Symbol

IN0	IN1	OUT
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table





Schematic




NAND2 Simulation













NAND2 layout and results of verification






Layout



□ DRC result



LVS result



NAND3 schematic and symbol






Logic Symbol

Input		Output	
А	В	С	OUT
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0

Truth Table




JK, RS, T Flip-Flop



NAND3 Simulation









NAND3 layout and results of verification






Layout



□ DRC result




LVS result



JK FF schematic and symbol






Logic Symbol

Input		Output	
J	K	Qn+1	동작
0	0	Qn	불변
0	1	0	리셋
1	0	1	세트
1	1	Qn'	반전

Truth Table





Schematic





JK FF Simulation



















JK FF layout and results of verification







DRC result



LVS result

Layout



RS FF schematic and symbol






Logic Symbol

Input		Output	
S	R	Q	동작
0	0	전 상태유지	
0	1	0	리셋
1	0	1	세트
1	1	사용불가	

Truth Table




Schematic





RS FF Simulation


R


















RS FF layout and results of verification





DRC result



Layout



T FF schematic and symbol






Logic Symbol

Input	Output
Т	Q
0	Q0
1	Q0'

Truth Table





Schematic





T FF Simulation
















T FF layout and results of verification







DRC result



LVS result

Layout





The End